Simplified circuit corrects faults in parallel binary information channels by Goldberg, J.
June 1966
	
Brief 66-10261 
NASA TECH BRIEF 
NASA Tech Briefs are issued to summarize specific innovations derived from the U. S. space 
program and to encourage their commercial application. Copies are available to the public from 
the Clearinghouse for Federal Scientific and Technical Information, Springfield, Virginia 22151. 
Simplified Circuit Corrects Faults in Parallel Binary Information Channels 
-----U-IttiiNL 
MOM=_ mom 
orn 
am MMDM 
I	 • 
'-'i1I1iL I I,Io! 
p1	 L-.. 0 
The problem: 
To prevent the appearance of erroneous output 
signals from the possible failure of any single channel 
element interconnected in parallel binary information 
channels, various redundant circuits have been used. 
Although these redundant circuits accomplish the de-
sired result, they are unduly complex and costly. 
The solution: 
A circuit that corrects for any single temporary or 
permanent fault in one set of channels which serve
several independent data sources, without using any 
redundant channels. 
How it's done: 
The system, illustrated for five independent binary 
signal sources, a, b, c, d, and e, includes signal chan-
nels through amplifiers 1, 2, 3, 4, and 5; temporary 
storage elements ao, bo, co, do, eo, Vo, Wo, Xo, Yo, and 
Zo and logic elements, F, for error corrections. 
The signals a, b, c, d, and e are used for two trans-
missions. On the first transmission the signals are sent 
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through amplifiers 1, 2, 3, 4, and 5 respectively, using 
the paths indicated by the solid lines entering and leav-
ing the amplifiers, and the observed values are tem-
porarily stored in elements ao, bo, co, do, and eo. On 
the second transmission, pair-wise parity functions 
produced by exclusive OR logic gates are transmitted 
through the amplifiers, using the paths indicated by 
dashed lines. Thus the functions a® b, b ® c, c ® d, 
d ® e, and e ®a are transmitted through amplifiers 
4, 5, 1, 2, and 3 1 respectively, and the observed values 
are temporarily stored in elements Yo, Zo, Vo, Wo, 
and Xo, respectively. 
The signals ac, b, Cc, d, and ec are generated by 
the combinational logic-elements, F, according to the 
following rules: 
ac = Majority (ao, Yo ® bo, Xo® eo) 
b = Majority (bo, Yo ®ao, Zo ®co) 
CC = Majority (co, Vo(D do, Zo® bo) 
d = Majority (do, V0® co, Wo® eo) 
ec = Majority (eo, Xo® ao, Wo® do) 
Each function is the majority of three versions of 
the same original variable. For example, since Y is 
obtained by transmitting a ® b, if there is no error,
Yo (D bo = (a® b)® b = a; similarly, Xo ® ej 
should be (a e) ® e = a. Since all the variables in 
the function are obtained from different amplifiers, an 
error in one amplifier can change only one value. 
Since at least two of the three terms in the majority 
function will be Correct, the function still produces the 
true value of the original variable. 
Note: 
A related innovation is described in NASA Tech 
Brief B65-10025, February 1965. Inquiries may also be 
directed to:
Technology Utilization Officer 
Jet Propulsion Laboratory 
4800 Oak Grove Drive 
Pasadena, California 91103 
Reference: B66-10261. 
Patent status: 
No patent action is contemplated by NASA. 
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